

# 30W High-Integration, High-Efficiency PMIC for Wireless Power Transmitter

## **FEATURES**

- VIN Input Voltage Range: 4.2V-30V
- PVIN Input Voltage Range: 1V~26V
- Up to 30W Power Transfer
- Integrated Full-Bridge Power Stage with 13-mΩ Rdson of Power MOSFETs
- Integrated High Efficiency 5V-1A Step-down DC/DC Converter
- Build-in 3.3V-200mA LDO
- Integrated Lossless Input Current Sensor with ±2% accuracy for FOD and current Demodulation
- 3.3V and 5V PWM Signal Logic Compatible
- Input Under-Voltage Lockout
- Over Current Protection
- Over Temperature Protection
- Available in QFN-21L 4mm\*4mm Package

## **APPLICATIONS**

- WPC EPP Chargers of 10W to 30W Systems for Mobiles and tablets
- General Wireless Power Transmitters for Consumer, Industrial and Medical Equipment
- Proprietary Wireless Chargers and Transmitters

## **DESCRIPTION**

The SP1M16 is a highly integrated Power Management IC allows achieving high performance, high efficiency and cost effectiveness of wireless power transmitter system compliant with WPC specification to support up to 30W power transfer, working with a wireless application specific controller ASIC or a general MCU based transmitter controller.


This device integrates a 4-MOSFETs full bridge power stage, gate drivers, a 5V fixed output step-down DC/DC converter, a 3.3V LDO, input current sensor for both system efficiency and easy-to-use.

The proprietary gate driving scheme optimizes the performance of EMI reduction to save the system cost and design. The proprietary lossless current sensing circuitry with ±2% accuracy monitors input current of full bridge to support Foreign Object Detection FOD and current demodulation. The buildin 5V step-down DC/DC converter and 3.3V low dropout regulator LDO can provide power supplies to transmitter controller and external circuitries.


The SP1M16 features input under-voltage lock-out UVLO protection, over current protection, short circuit protection, and over temperature protection for robust design.

The SP1M16 is available in a compact QFN 4mm\*4mm package.

## TYPICAL APPLICATION



#### Power Transfer Efficiency with 15W RX @ Vout=12V



## **REVISION HISTORY**

NOTE: Page numbers for previous revisions may differ from page numbers in the current version.

Revision 1.0: Production

Revision 1.1: Update Fsw ILIM\_HS THIC\_W THIC\_R Tss in EC table

## **DEVICE ORDER INFORMATION**

PART NUMBER	PACKAGE MARKING	PACKAGE DISCRIPTION
SP1M16FGA <sup>(1)</sup>	1M16	QFN-21L 4mmX4mm

<sup>(1)</sup> For Tape & Reel, Add Suffix R (e.g. SP1M16FGAR)

## **ABSOLUTE MAXIMUM RATINGS**

Over operating free-air temperature unless otherwise noted(1)

DESCRIPTION	MIN	MAX	UNIT
VIN	-0.3	34	V
PVIN1, PVIN2	-0.3	29	V
SW1,SW2	-1	29	V
SW3	-1	34	V
BST1,BST2	-0.3	35	V
BST3	-1	40	V
BST1-SW1,BST2-SW2,BST3-SW3	-0.3	6	V
VDD, V3P3, EN, PWM1, PWM2, ISNS	-0.3	6	V
Operating junction temperature TJ <sup>(2)</sup>	-40	125	°C
Storage temperature TSTG	-65	150	°C

## PIN CONFIGURATION




Figure 1. Top view 21-Lead QFN 4mm\*4mm

## **PIN FUNCTIONS**

NAME	NO.	PIN FUNCTION
PVIN1	1	Input supply voltage of half-bridge FETs Q1 and Q2. Connected to the drain of high side FET Q1. a local bypass capacitor from PVIN1 pin to PGND pin should be added. Path from PVIN1 pin to high frequency bypass capacitor and PGND must be as short as possible.
PGND	2	PGND is the common power ground of the full bridge, connected to the source terminal of low side FETs Q2 and Q4 internally.
PVIN2	3	Input supply voltage of half-bridge FETs Q3 and Q4. Connected to the drain of high side FET Q3. Local bypass capacitor from PVIN1 pin to PGND pin should be added. Path from PVIN1 pin to high frequency bypass capacitor and PGND must be as short as possible.
VIN	4	Input supply voltage of the Buck converter. Add a local bypass capacitor from VIN pin to GND pin. Path from VIN pin to high frequency bypass capacitor and GND must be as short as possible.
GND	5	Power ground of the Buck converter.
SW3	6	Switching output of the Buck converter. Connect SW3 to an external power inductor.

<sup>(1)</sup> Stresses beyond those listed under Absolute Maximum Rating may cause device permanent damage. The device is not guaranteed to function outside of its Recommended Operation Conditions.

<sup>(2)</sup> The IC includes over temperature protection to protect the device during overload conditions. Junction temperature will exceed 150°C when over temperature protection is active. Continuous operation above the specified maximum operating junction temperature will reduce lifetime.

BST3	7	Power supply bias for the high-side power MOSFET gate driver of Buck converter.
	·	Connect a 0.1uF capacitor from BST3 pin to SW3 pin.
\		Output voltage of the Buck converter. Connect 22uF capacitor from this pin to GND
VDD	8	pin. VDD is also the input power supply for gate driver of power stage and the 3.3V LDO.
V3P3	9	3.3V LDO output. Connect 1uF capacitor to ground.
GND	10	Ground.
BST2	11	Power supply bias for the high-side power MOSFET gate driver of Q3 as shown in the
D312	11	block diagram. Connect a 0.1uF capacitor from BST2 pin to SW2 pin.
SW2	12	Switching node of the half-bridge FETs Q3 and Q4.
SW1	13	Switching node of the half-bridge FETs Q1 and Q2.
BST1	14	Power supply bias for the high-side power MOSFET gate driver of Q1 as shown in the
	14	block diagram. Connect a 0.1uF capacitor from BST1 pin to SW1 pin.
GND	15,16,17	Ground.
ISNS	18	Current detection output. The voltage of the pin is proportional to the input current.
		PWM logic input to the FET Q3 and Q4 as shown in the Block Diagram. Logic HIGH
PWM2	19	turns off the low-side FET Q4, and turns on the high-side FET Q3. Logic LOW turns off
1 771712	- 10	the high-side FET Q3 and turns on the low-side FET Q4. When PWM input is in the tri-
		state mode, both Q3 and Q4 are turned off.
		PWM logic input to the FET Q1 and Q2 as shown in the Block Diagram. Logic HIGH
PWM1	20	turns off the low-side FET Q2, and turns on the high-side FET Q1. Logic LOW turns off
		the high-side FET Q1 and turns on the low-side FET Q2. When PWM input is in the tristate mode, both Q1 and Q2 are turned off.
		Enable pin. Pull the pin high or keep it floating to enable the IC. When the device is
EN	21	enabled, Buck converter will start to work if VIN higher than UVLO threshold. After
		VDD is established, power stage responds to PWM input logic then.
	•	

## RECOMMENDED OPERATING CONDITIONS

Over operating free-air temperature range unless otherwise noted

PARAMETER	DEFINITION	MIN	MAX	UNIT
V <sub>IN</sub>	Input voltage range	4.2	30	V
P <sub>VIN</sub>	Input voltage range	1	26	V
TJ	Operating junction temperature	-40	125	°C

# **ESD RATINGS**

PARAMETER	DEFINITION	MIN	MAX	UNIT
V	Human Body Model(HBM), per ANSI-JEDEC-JS-001-2014 specification, all pins <sup>(1)</sup>	-2	+2	kV
$V_{ESD}$	Charged Device Model(CDM), per ANSI-JEDEC-JS-002-2014specification, all pins <sup>(2)</sup>	-1	+1	kV

- (1) JEDEC document JEP155 states that 500V HBM allows safe manufacturing with a standard ESD control process.
- (2) JEDEC document JEP157 states that 250V CDM allows safe manufacturing with a standard ESD control process.



## THERMAL INFORMATION

PARAMETER	THERMAL METRIC	DFN-21L	UNIT
R <sub>0</sub> JA	Junction to ambient thermal resistance <sup>(1)</sup>	36	°C/W
Rejc	Junction to case thermal resistance <sup>(1)</sup>	42	C/VV

(1) SCT provides  $R_{\theta JA}$  and  $R_{\theta JC}$  numbers only as reference to estimate junction temperatures of the devices.  $R_{\theta JA}$  and  $R_{\theta JC}$  are not a characteristic of package itself, but of many other system level characteristics such as the design and layout of the printed circuit board (PCB) on which the SP1M16 is mounted, thermal pad size, and external environmental factors. The PCB board is a heat sink that is soldered to the leads of the SP1M16. Changing the design or configuration of the PCB board changes the efficiency of the heat sink and therefore the actual  $R_{\theta JA}$  and  $R_{\theta JC}$ .

# **ELECTRICAL CHARACTERISTICS**

V<sub>IN</sub>=V<sub>PVIN1</sub>=V<sub>PIN2</sub>=12V, VDD=5V, typical value is tested under 25°C.


SYMBOL	PARAMETER	TEST CONDITION	MIN	TYP	MAX	UNIT
Input suppl	lies and UVLO					
V <sub>IN</sub>	Operating input voltage		4.2		30	V
Pvin	Operating input voltage		1		26	V
V <sub>IN_UVLO</sub>	V <sub>IN</sub> UVLO Threshold	V <sub>IN</sub> rising		3.56	4	V
	Hysteresis			330		mV
V <sub>DD_UVLO</sub>	V <sub>DD</sub> UVLO Threshold	V <sub>DD</sub> rising		3.87	4.19	V
Ishdn	Hysteresis Shutdown current from VIN pin	EN=0V, VIN=12V		420 1.5	3	mV μA
	Shutdown current from PVIN1,PVIN2	EN=0V, VIN=12V EN=0V, PVIN=12V		1.5	3	uΑ
ISHDN_PVIN	Shutdown current from VDD	EN=0V, VDD=5.5V		1 15	3 26	uA
Ishdn_vdd	Shuldown current from VDD	EN floating, VDD=5.5V, no		15	20	uA
Ivinq	Quiescent current from VIN pin	switching, no loading on Buck and LDO		210		uA
I <sub>PVINQ</sub>	Quiescent current from PVIN1, PVIN2	EN floating, VDD=5.5V, no switching, no loading on Buck and LDO		50		uA
lα	Quiescent current from VDD pin	EN floating, VDD=5.5V, no switching, no loading on Buck and LDO		500		uA
ENABLE IN	IPUTS and PWM logic					
V <sub>EN_H</sub>	Enable high threshold			1.19		V
V <sub>EN_L</sub>	Enable low threshold			1.1		V
V <sub>EN_HYS</sub>	Enable threshold hysteresis			90		mV
V <sub>IH</sub>	PWM1, PWM2 Logic level high	V3P3=3.3V, VDD=5V	2.65			V
VIL	PWM1, PWM2 Logic level low	V3P3=3.3V, VDD=5V			0.55	V
V <sub>TS</sub>	PWM1, PWM2 Tri-state voltage		1.2		2	V
Power Stag	ie					
R <sub>DSON_Q1</sub>	High-side MOSFETQ1 on-resistance	V <sub>BST1</sub> -V <sub>SW1</sub> =5V		13		mΩ
R <sub>DSON_Q2</sub>	Low-side MOSFETQ2 on-resistance	VDD=5V		13		mΩ
R <sub>DSON_Q3</sub>	High-side MOSFETQ3 on-resistance	V <sub>BST2</sub> -V <sub>SW2</sub> =5V		13		mΩ
R <sub>DSON_Q4</sub>	Low-side MOSFETQ4 on-resistance	VDD=5V		13		mΩ
I <sub>LIM</sub>	How-side current limit threshold			12.5		Α
Buck conve	erter					
Fsw	Switching frequency		405	450	495	KHz
V <sub>DD</sub>	Output voltage		4.925	5	5.075	V
ILIM_HS	High-side power MOSFET peak current limit threshold			1.55		А
T <sub>HIC_W</sub>	Over current protection hiccup wait time			1.2		ms
T <sub>HIC_R</sub>	Over current protection hiccup restart time			18		ms
R <sub>DSON_H</sub>	High side FET on-resistance			500		mΩ



# **SP1M16**

SYMBOL	PARAMETER	TEST CONDITION	MIN	TYP	MAX	UNIT
R <sub>DSON_L</sub>	Low side FET on-resistance			250		mΩ
Tss	Internal soft-start time			1.4		ms
3.3V LDO						
V <sub>3P3</sub>	Output voltage	Cout=1uF, VDD=5V	3.267	3.3	3.333	V
I <sub>3P3</sub>	Output current Capability			220		mA
I <sub>SC1</sub>	Short current			40		mA
Current Se	nse					
V <sub>ISNS0</sub>	Voltage with no input current	I <sub>PGND</sub> =0A ,Tj=25°C PWM1=PWM2=0V	0.585	0.6	0.615	V
RISNS	Input current to output voltage gain	VISNS=VISNS0+IPGND*RISNS	0.98	1	1.02	V/A
V <sub>ISNS1</sub>	Voltage with 0.6A input current	I <sub>PVIN</sub> =0.6A, Tj=25℃	1.176	1.2	1.224	V
V <sub>ISNS2</sub>	Voltage with 1A input current	I <sub>PVIN</sub> =1A, Tj=25℃	1.568	1.6	1.632	V
Protection						
T <sub>SD</sub>	Thermal shutdown threshold	T <sub>J</sub> rising		155		°C
1 2D	Hysteresis			35		°C

## TYPICAL CHARACTERISTICS








Figure 2.Transfer Efficiency with 5W RX@ Vout=5V









Figure 4. Transfer Efficiency with 15W RX@ Vout=12V

Figure 5. Buck Converter Efficiency






Figure 6. 3.3V LDO lout vs Vout

Figure 7. Current Sense Output Voltage vs lin



# **FUNCTIONAL BLOCK DIAGRAM**




Figure 8. Functional Block Diagram

## **OPERATION**

#### Overview

The SP1M16 is a highly integrated power management unit optimized for wireless power transmitter applications. This device integrates the power functions required to a wireless power transmitter including 5V buck converter as power supply for external transmitter controller and internal 5V power supply to increase system efficiency, full bridge power stage to convert DC input power to AC output for driving LC resonant circuit, lossless current sensing with ±2% accuracy, 3.3V output LDO for powering MCU.

The SP1M16 has four power input pins. VIN is connected to the power FETs of buck converter. PVIN1 and PVIN2 are connected to the power FETs of the full bridge and conducts high currents for transferring power. VDD is the output feedback pin of the 5V output buck converter meanwhile as the power supply for internal two LDOs and full bridge MOSFET's gate driver.

VIN and PVIN1, PVIN2 can be powered separately for more flexibility of system power design. The operating voltage range for VIN is from 4.2V to 30V. An Under-voltage Lockout(UVLO) circuit monitors the voltage of VIN pin and disable the IC operation when VIN voltage falls below the UVLO threshold of 3.2V typically. The maximum operating voltage for PVIN is up to 26V while the minimum voltage accepted can be down to 1V. Another UVLO circuit also supervise the VDD voltage which is the power supply for gated drivers of full bridge MOSFETs. Full bridge power stage enables working when VDD UVLO release.

Two independent PWM signals control two separate half bridge MOSFETs with internal adaptive non-overlap circuitry to prevent the shoot-through of MOSFETs in each bridge. PWM logics are compatible for both 3.3V and 5V IOs so the SP1M16 can accept PWM signal from the controller with using either 3.3V or 5V power supply.

The buck converter and full bridge of power MOSFETs includes proprietary designed gate driver scheme to resist switching node ringing without sacrificing MOSFET turn-on and turn-off speed, which further erases high frequency radiation EMI noise caused by the MOSFETs hard switching. This allows the user to reduce the system cost and design effort for EMI reduction.

The SP1M16 full protection features include VIN and VDD under-voltage lockout, over current protection with cycle-by-cycle current limit and hiccup mode, output hard short protection for buck converter and 4-MOSFETs full bridge, current limit and current fold back at hard short for two LDOs and whole chip thermal shutdown protection.

#### **Enable and Start up Sequence**

When the VIN pin voltage rises above 3.6V and the EN pin voltage exceeds the threshold of 1.19V, the buck converter and two LDOs enable. The device disables when the VIN pin voltage falls below 3.2V or when the EN pin voltage is below 1.1V. VDD ramps up with buck converter working, and also the V3V output does. Once VDD and V3V rise up to 3.87V and 3V respectively, PWM signal can control 4-MOSFETs power stage for switching. PWM input cannot control full bridge of MOSFETs if VDD drop to 3.45V or V3V drop to 2.7V.

An internal1.5uA pull up current source to EN pin allows the device enable when EN pin floats to simply the system design. If an application requires a higher system input under voltage lockout threshold, two external resistors divider (R1 and R2) in Figure 9 can be used to achieve an expected system UVLO. The UVLO rising and falling threshold can be calculated by Equation 1 and Equation 2 respectively.

$$V_{\text{rise}} = 1.19 * \left(1 + \frac{R1}{R2}\right) - 1.5 \text{uA} * R1$$
 (1)

$$V_{\text{fall}} = 1.1 * \left(1 + \frac{R1}{R2}\right) - 5.5 \text{uA} * R1$$
 (2)




Figure 9. System UVLO by enable divider



#### **5V Output Buck Converter**

The SP1M16fully integrates synchronous buck converter with up to 30V input voltage and 5V fixed output voltage, which offers up to 1A output current capability. The device employs 450KHz fixed frequency peak current mode control with the internal loop compensation network and built-in 1.4ms soft-start which makes this buck converter easily to be used by minimizing the off-chip component count. Pulse Skipping Modulation(PSM) is adopted to increase the light load efficiency.

The buck converter's output, a fixed 5V voltage, supports the power requirement on system such as transmitter controller or mechanical fan meanwhile it is also the power supply of the SP1M16's 3.3V LDO and gate drivers of 4-MOSFETs full bridge. Connect 22uF capacitor from VDD to GND and add a 0.1uF local bypass ceramic capacitor placed close to the IC.

The converter has proprietary designed gate driver scheme to resist switching node ringing without sacrificing MOSFET turn-on and turn-off time, which further erases high frequency radiation EMI noise caused by the MOSFETs hard switching.

An external 100nF ceramic bootstrap capacitor between BST3 and SW3 pin powers floating high-side power MOSFET gate driver. The bootstrap capacitor voltage is charged from an integrated voltage regulator when high-side power MOSFET is off and low-side power MOSFET is on.

Buck converter implements over current protection with cycle-by-cycle limiting high-side MOSFET peak current and also low-side MOSFET valley current to avoid inductor current running away during unexpected overload and hiccup protection in output hard short condition. When overload or hard short happens, the converter cannot provide output current to satisfy loading requirement even though the inductor current has already been clamped at over current limitation. Thus, output voltage drops below regulated voltage continuously. When output voltage under regulation lasts for 1.2ms, the converter stops switching; After remaining OFF for 18ms, the device will attempt to restart from soft-start.

The hiccup protection mode above greatly reduces the average short circuit current to alleviate thermal issues and protect the regulator.

#### **Full Bridge Power Stage and PWM Control**

The SP1M16 integrates full bridge power stage with only 13mohm on-resistance for each power MOSFET optimized for wireless power transmitter driving the LC resonant circuit. This full bridge operates in a wide switching frequency range from 20KHz to 400KHz for different applications which is completely compatible with WPC's frequency requirement from 100KHz to 205KHz.

PWM1 input controls the half bridge comprised of high side MOSFET Q1 and low side MOSFET Q2, and PWM2 input controls the half bridge comprised of high side MOSFET Q3 and low side MOSFET Q4 as shown in block diagram. The PWM1 and PWM2 independently control the SW1 and SW2 duty cycle and frequency. Logic HIGH will turn off low side FET and turn on high side FET, and logic LOW will turn off high side FET and turn on low side FET.

PWM1 and PWM2 also support tri-state input. When PWM input logic first enters tri-state either from logic HIGH or logic LOW, the states of its controlled FETs stay the same. If the PWM input stays in the tri-state for more than 60ns, its controlled FETs are all turned off, and the corresponding SW output becomes high impedance. The FETs stay off until the PWM logic reaches logic HIGH or logic LOW threshold.

An external 100nF ceramic bootstrap capacitor between BST1 and SW1 pin powers floating high-side power MOSFET Q1's gate driver, and the other 100nFbootstrap capacitor between BST2 and SW2 pin powers for the Q3's. When low side FET is on as SW is low, the bootstrap capacitor is charged through internal path by VDD power supply rail.

PWM cannot stay high level for more than 2ms since the voltage of bootstrap capacitor will be discharged by internal leakage current if high side FET keeps on.



#### **Full Bridge Over Current Protection**

The SP1M16 integrates cycle-by-cycle current limit and hiccup mode for over-current protection. The current of the high side FET Q1and Q3 is sensed and compared to the current limit threshold during each switching cycle. If the current exceeds the threshold, 12.5A typical, the high side FET turns off immediately in present cycle to avoid current increasing further even that PWM signal still stays in high level. The over current counter is incremented. If one high side FET occurs over current in 5 consecutive cycles, then all 4 internal FETs are turned off regardless of the PWM inputs. The full bridge enters hiccup mode and will attempt to restart after a time-out period of 24ms typically.

#### **Current Sense**

The SP1M16 has a proprietary lossless average current sensing circuit that measures the average input current of full bridge with ±2% accuracy and reports a proportional voltage directly to the ISNS pin. This voltage information on ISNS pin can be sent to application specific controller ASIC or general MCU for Foreign Object Detection FOD and current demodulation.

When the full bridge of MOSFETs does not work, no current flows to PGND. The DC bias voltage on ISNS pin is 600mV. This DC bias helps set up a suitable voltage bias for the following analog to digital converter in MCU or amplifier for current demodulation. The average input current to voltage conversion gain on ISNS is 1V/A. The equation 3 represent the corresponding relation for the output voltage on ISNS pin and average current to PGND from full bridge.

$$V_{ISNS} = 600 \text{mV} + I_{PGND} * 1 \text{V/A}$$

$$\tag{3}$$

#### **3.3V LDO**

The SP1M16 has an integrated low-dropout voltage regulator which powered from VDD and supply regulated 3.3V voltage on V3V pin. The output current capability is 200mA. This LDO can be used to bias the supply voltage of MCU directly.

It is recommended to connect a decoupling ceramic capacitor of 1uF to 10uF to the V3V pin. Capacitor values outside of the range may cause instability of the internal linear regulator.

#### **Thermal Shutdown**

The SP1M16 protects the device from the damage during excessive heat and power dissipation condition. Once the junction temperature exceeds 155C, the thermal sensing circuit stops Buck converter, two LDOs and full bridge of 4-MOSFETs' working. When the junction temperature falls below 120C, then the device restarts.



# **APPLICATION INFORMATION**

# **Typical Application**




Figure 10. Separate Input to VIN and PVIN

# **Application Waveforms**




Figure 15. Full bridge @Vin=5V, RX=5W

Figure 16. Full bridge @Vin=9V, RX=10W



#### **Layout Guideline**

Proper PCB layout is a critical for SP1M16's stable and efficient operation. The traces conducting fast switching currents or voltages are easy to interact with stray inductance and parasitic capacitance to generate noise and degrade performance. For better results, follow these guidelines as below:

- Bypass capacitors from PVIN to PGND should put next to PVIN and PGND pin as close as possible especially for the two small capacitors.
- 2. PGND connect to bottom layer by via between capacitors.
- 3. Bypass capacitors from VIN to GND should put next to VIN and GND pin as close as possible especially for the small capacitor.
- 4. Buck converter output capacitor's ground should connect to GND directly to minimize the power loop.
- 5. VDD pin can connect to the DC/DC's output capacitor from bottom layer, connect to the point behind the capacitor while not connect to inductor.
- 6. Bypass capacitor for VDD place next to VDD pin.
- 7. Bypass capacitor for V3P3 place next to V3P3 pin.





Figure 17. PCB Layout Example

# PACKAGE INFORMATION



FCQFN-21L (4x4) Package Outline Dimensions

		SYMBOL	MIN	NOM	MAX
TOTAL THICKNESS		A	0.7	0.75	0.8
STAND OFF		A1	0	0.02	0.05
MOLD THICKNESS		A2		0.55	
L/F THICKNESS		A3		0.203 REF	
LEAD WIDTH		ь	0.2	0.25	0.3
BODY SIZE	X	D	4 BSC		
DOD T SIZE	Y	E		4 BSC	
LEAD PITCH		е	0.5 BSC		
LEAD FIIGH		e1	1 BSC		
		L	0.25	0.35	0.45
LEAD LENGTH		L1	0.75	0.85	0.95
LEAD LENGTH		L2	2.65	2.75	2.85
		L3	2.8	2.9	3
PACKAGE EDGE TOLERANCE		aaa	0.1		
MOLD FLATNESS		ccc	0.1		
COPLANARITY eee		0.08			
LEAD OFFSET		bbb 0.1			


#### NOTE:

- 1. Drawing proposed to be made a JEDEC package outline MO-220 variation.
- 2. Drawing not to scale.
- 3. All linear dimensions are in millimeters.
- 4. Thermal pad shall be soldered on the board.
- 5. Dimensions of exposed pad on bottom of package do not include mold flash.
- 6. Contact PCB board fabrication for minimum solder mask web tolerances between the pins.




# TAPE AND REEL INFORMATION

Orderable Device	Package Type	Pins	SPQ
SP1M16FIAR	QFN4mmx4mm	21	5000



## REEL DIMENSIONS

Reel Width	Α	В	С	D	t
12	Ø329±1	12.8±1	Ø100±1	Ø13.3±0.3	2.0±0.3



## TAPE DIMENSIONS

B0

K0

Α0

	(mm)		(mm)	(mm)	(mm)	(mm)	(mm)
	$12^{+0.30}_{-0.10}$		3.40±0.10	4.40±0.10	1.14±0.10	0.25±0.02	8±0.10
-	E	F	P2	D	D1	P0	10P0
	(mm)	(mm)	(mm)	(mm)	(mm)	(mm)	(mm)
	1.75±0.10	5.50±0.05	2.00±0.05	$1.50^{+0.10}_{0}$	$1.50^{+0.25}_{0}$	4.00±0.10	40.0±0.20

Р

W