

Up to 24V Supply, 4-A Dual Channel High Speed Low Side Driver

FEATURES

- Wide Supply Voltage Range: 4.5V 24V
- 4A Peak Source Current and 4A Peak Sink Current
- Flexible Input Logic Positive or Negative Configuration
- TTL Compatible Input Logic Threshold
- Propagation Delay: 13ns
- Typical Rising and Falling Times: 8ns
- Typical Delay Matching: 1ns
- Low Quiescent Current: 65uA
- Output Low When Input Floating
- Independent Enable Logic for Each Channel
- Thermal Shutdown Protection: 170°C
- Available in DFN-8L Package

APPLICATIONS

- IGBT/MOSFET Gate Driver
- Variable Frequency-Drive (VFD)
- Switching Power Supply
- Motor Control
- Solar Power Inverter

DESCRIPTION

The SCT52246 is a wide supply, dual channel, high speed, low side gate drivers for both power MOSFET and IGBT. The SCT52246 features a dual input design which offers flexibility of both inverting (IN– pin) and non-inverting (IN+ pin) configuration for each channel. Either IN+ or IN– pin controls the state of the driver output. Each channel can source and sink 4A peak current along with rail-to-rail output capability. The 24V power supply rail enhances the driver output ringing endurance during the power device transition.

The minimum 13ns input to output propagation delay enables the SCT52246 suitable for high frequency power converter application.


The SCT52246 features wide input hysteresis that is compatible for TTL low voltage logic.


The SCT52246 has very low quiescent current that reduces the stand-by loss in the power converter. The SCT52246 each channel driver adopts non-overlap driver design to avoid the shoot-through of output stage.


The SCT52246 features 170°C thermal shut down. The SCT52246 is available in DFN 3x3-8L package

TYPICAL APPLICATION

SCT52246 Typical Application









Product Folder Links: SCT52246

REVISION HISTORY

NOTE: Page numbers for previous revisions may differ from page numbers in the current version.

Revision 1.0: Production.

DEVICE ORDER INFORMATION

PART NUMBER	PACKAGE MARKING	PACKAGE DISCRIPTION
SCT52246DTBR	2246	DFN-8

¹⁾ For Tape & Reel, Add Suffix R (e.g. SCT52246).


ABSOLUTE MAXIMUM RATINGS

Over operating free-air temperature unless otherwise noted⁽¹⁾

DESCRIPTION	MIN	MAX	UNIT
INA+, INB+	-0.3	26	V
INA-, INB-	-0.3	26	V
OUTA, OUTB	-0.3	26	V
VDD	-0.3	26	V
Operating junction temperature TJ (2)	-40	150	°C
Storage temperature T _{STG}	-65	150	°C

PIN CONFIGURATION

Top View: DFN 3x3 – 8L Plastic



⁽¹⁾ Stresses beyond those listed under Absolut Maximum Rating may cause device permanent damage. The device is not guaranteed to function outside of its Recommended Operation Conditions.

PIN FUNCTIONS

NAME	NO.	PIN FUNCTION
INA-	1	Channel A negative logic input, TTL compatible. Floating logic low.
INB-	2	Channel B negative logic input, TTL compatible. Floating logic low.
GND	3	Power ground. Must be soldered directly to ground plane for thermal performance improvement and electrical contact.
OUTB	4	Channel B gate driver output.
VDD	5	Power Supply, must be locally bypassed by the ceramic cap.
OUTA	6	Channel A gate driver output.
INB+	7	Channel B gate positive logic input, TTL compatible. Floating logic low.
INA+	8	Channel A gate positive logic input, TTL compatible. Floating logic low.



⁽²⁾ The IC includes over temperature protection to protect the device during overload conditions. Junction temperature will exceed 150°C when over temperature protection is active. Continuous operation above the specified maximum operating junction temperature will reduce lifetime

RECOMMENDED OPERATING CONDITIONS

Over operating free-air temperature range unless otherwise noted

PARAMETER	DEFINITION	MIN	MAX	UNIT
V_{DD}	Supply voltage range	4.5	24	V
V _{INA-,INB-}	Input voltage range	-0.3	24	V
V _{INA+,INB+}	Input voltage range	-0.3	24	V
TJ	Operating junction temperature	-40	150	°C

ESD RATINGS

PARAMETER	DEFINITION	MIN	MAX	UNIT
	Human Body Model (HBM), per ANSI-JEDEC-JS-001-2014 specification, all pins (1)	-2	+2	kV
V_{ESD}	Charged Device Model (CDM), per ANSI-JEDEC-JS-002-2014specification, all pins (1)	-0.5	+0.5	kV

⁽¹⁾ HBM and CDM stressing are done in accordance with the ANSI/ESDA/JEDEC JS-001-2014 specification

THERMAL INFORMATION

PARAMETER	THERMAL METRIC	DFN-8L	UNIT
R ₀ JA	Junction to ambient thermal resistance (1)	46.7	
R ₀ JC(top)	Junction to case (top) thermal resistance (1)	46.7	°C/W
R ₀ JC(bot)	Junction to case (bottom) thermal resistance (1)	9.5	

⁽¹⁾ SCT provides $R_{\theta JA}$ and $R_{\theta JC}$ numbers only as reference to estimate junction temperatures of the devices. $R_{\theta JA}$ and $R_{\theta JC}$ are not a characteristic of package itself, but of many other system level characteristics such as the design and layout of the printed circuit board (PCB) on which the SCT52246 is mounted, and external environmental factors. The PCB board is a heat sink that is soldered to the leads and thermal pad of the SCT52246. Changing the design or configuration of the PCB board changes the efficiency of the heat sink and therefore the actual $R_{\theta JC}$.



ELECTRICAL CHARACTERISTICS

 V_{DD} =12V, T_{J} =-40°C~150°C, typical values are tested under 25°C.

SYMBOL	PARAMETER	TEST CONDITION	MIN	TYP	MAX	UNIT
Power Supp	ply and Output		-1			ı
V _{DD}	Operating supply voltage		4.5		24	V
V _{DD_UVLO}	Input UVLO Hysteresis	V _{DD} rising		4.2 300	4.5	V mV
ΙQ	Supply current	V _{DD} =3.5V, INA+ =INB+ =GND, INA-=INB-=GND V _{DD} =12V, INA+ =INB+ =		65		uA
		$V_{DD}=12V$, $INA+=INB+=V_{DD}=12V$, $INA-=INB-=GND$		280		uA
INPUTS						•
VINA-,INBH	Input logic high threshold Output logic low			2.1	2.4	V
VINA-,INBL	Input logic low threshold Output logic high		0.8	1		V
V _{INHys}	Hysteresis			1.1		V
$V_{INA+,INB+_H}$	Input logic high threshold			2.1	2.4	V
V _{INA+,INB+_L}	Input logic low threshold		0.8	1		٧
V _{IN+_Hys}	Hysteresis			1.1		٧
OUTPUTS		·				•
V _{DD} _V _{OH}	Output – output high voltage	Iоит= - 10mA			150	mV
VoL	Output low voltage	Iouт= 10mA			10	mV
I _{SINK/SRC}	Output sink/source peak current	C _{Load} =10nF, F _{SW} =1kHz		4		Α
R _{OH}	Output pull high resistance (only PMOS ON)	I _{OUT} = - 10mA	5	9	18	Ω
RoL	Output pull low resistance	I _{OUT} = 10mA	0.3	0.6	1.2	Ω
Timing						
T _R	Output rising time	C _{Load} =1nF		8	20	ns
T _F	Output falling time	C _{Load} =1nF		8	20	ns
T _{D_IN}	Input to output propagation delay, Rising edge			13	25	ns
· D_IN	Input to output propagation delay, Falling edge			13	25	ns
T_{M_IN}	Input to output delay matching			1	4	ns
T _{MIN_ON}	Minimum input pulse width	C _{Load} =1nF		20	30	ns
Protection						
T _{SD}	Thermal shutdown threshold*	T _J rising		170		°C
ISD	Hysteresis			25		°C

^{*}Derived from bench characterization



Product Folder Links: SCT52246

TYPICAL CHARACTERISTICS

V_{IN}=12V, T_A= 25°C.




Figure 1. UVLO vs Temperature




Figure 3. INA+ and INB+ Threshold vs Temperature




Figure 5 Output Rising Time vs Temperature




Figure 2. Start-up current vs Temperature




Figure 4. INA- and INB- Threshold vs Temperature




Figure 6. Output Falling Time vs Temperature







Figure 7. Input to Output Propagation Delay vs Temperature



15.0
13.0
13.0
13.0
7.0
7.0
5.0
-50
0
50
100
150
Temperature (°C)

Figure 8. ROH vs Temperature





Figure 10. Operation Supply Current vs Frequency, Cout=1nF



FUNCTIONAL BLOCK DIAGRAM





OPERATION

Overview

The SCT52246 is a dual-channel non-invertible high-speed low side driver with supporting up to 24V wide supply for both power MOSFET and IGBT. Each channel can source and sink 4A peak current along with the minimum propagation delay 13ns from input to output. The SCT52246 has flexible input logic configuration, table 1 shows the device output logic truth table.

. Table 1: the SCT52246 Device Logic.

INA+	INA-	OUTA	INB+	INB-	OUTB
L	L	L	L	L	L
L	н	L	L	н	L
Н	L	Н	Н	L	Н
Н	Н	L	Н	Н	L
Floating	Any	L	Floating	Any	L
Any	Floating	L	Any	Floating	L

VDD Power Supply

The SCT52246 operates under a supply voltage range between 4.5V to 24V. For the best high-speed circuit performance, two VDD bypass capacitors in parallel are recommended to prevent noise problems on supply VDD. A 0.1-µF surface mount ceramic capacitor must be located as close as possible to the VDD to GND pins of the SCT52246. In addition, a larger capacitor (such as 1-µF or 10uF) with relatively low ESR must be connected in parallel, in order to help avoid the unexpected VDD supply glitch. The parallel combination of capacitors presents a low impedance characteristic for the expected current levels and switching frequencies in the application.

Under Voltage Lockout (UVLO)

SCT52246 device Under Voltage Lock Out (UVLO) rising threshold is typically 4.2 V with 300-mV typical hysteresis. When VDD is rising and the level is still below UVLO threshold, this circuit holds the output low regardless of the status of the inputs. The hysteresis prevents output bouncing when low VDD supply voltages have noise from the power supply. The capability to operate at low voltage below 5 V, is especially suited for driving new emerging wide band gap power device like GaN. For example, at power up, the driver output remains low until the VDD voltage reaches the UVLO threshold if enable pin is active or floating. The magnitude of the OUT signal rises with VDD until steady state VDD reached.

The inverting operation in Figure 11 shows that the output remains low until the UVLO threshold reached, and then the output is Out-of-phase with the input.






Figure 11. SCT52246 Output Vs VDD

Input Stage

The input of SCT52246 is compatible on TTL input-threshold logic that is independent of the VDD supply voltage. With typically high threshold = 2.1 V and typically low threshold = 1 V, the logic level thresholds are conveniently driven with PWM control signals derived from 3.3-V and 5-V digital power-controller devices. Wider hysteresis offers enhanced noise immunity compared to traditional TTL logic implementations, where the hysteresis is typically less than 0.5V. SCT52246 also features tight control of the input pin threshold voltage that ensures stable operation across temperature. The very low input parasitic capacitance on the input pins increases switching speed and reduces the propagation delay.

Output Stage

The SCT52246 output stage features the pull up structure with P-type MOSFET PM1 and N-type MOSFET NM1 in parallel, as shown in Figure 12. PM1 provides the pull up capability when OUT approaches VDD and the NM1 holds off state, which guarantees the driver output is up to VDD rail. The measurable on-resistance R_{OH} in steady state is the conduction resistance of PM1. NM1 provides a narrow instant peak sourcing current up to 4A to eliminate the turn on time and delay. During the output turn on transition, the equivalent hybrid pull on transient resistance is 1.5R_{OL}, which is much lower than the DC measured R_{OH}.

The N-type MOSFET NM2 composes the output stage pull down structure; the R_{OL} is the DC measurement and represents the pull down impedance. The output stage of SCT52246 provides rail-to-rail operation, and is able to supply 4A sourcing and 4A sinking peak current. The presence of the MOSFET-body diodes also offers low impedance to switching overshoots and undershoots. The outputs of the dual channel drivers are designed to withstand 500-mA reverse current without either damaging the device or logic malfunction.






Figure 12. SCT52246 Output Stage

Thermal Shutdown

Once the junction temperature in the SCT52246 exceeds 170° C, the thermal sensing circuit stops switching until the junction temperature falling below 145° C, and the device restarts. Thermal shutdown prevents the damage on device during excessive heat and power dissipation condition.



APPLICATION INFORMATION

Typical Application




Figure 13. Dual Channel Driver Typical Application

Driver Power Dissipation

Generally, the power dissipated in the SCT52246 depends on the gate charge required of the power device (Qg), switching frequency, and use of external gate resistors. The SCT52246 features very low quiescent currents and internal logic to eliminate any shoot-through in the output driver stage, their effect on the power dissipation within the gate driver is negligible.

For the pure capacitive load, the power loss of each channel in SCT52246 is:

$$P_G = C_{Load} * V_{DD}^2 * f_{SW} \tag{1}$$

Where

- V_{DD} is supply voltage
- C_{Load} is the output capacitance
- F_{SW} is the switching frequency

For the the switching load of power MOSFET, the power loss of each channel in the SCT52246 is shown in equation (2), where charging a capacitor is determined by using the equivalence $Q_g = C_{\text{LOAD}}V_{\text{DD}}$. The gate charge includes the effects of the input capacitance plus the added charge needed to swing the drain voltage of the power device as it switches between the ON and OFF states. Manufacturers provide specifications that provide the typical and maximum gate charge, in nC, to switch the device under specified conditions.

$$P_G = Q_g * V_{DD} * f_{SW} \tag{2}$$

Where

- Q_g is the gate charge of the power device
- fsw is the switching frequency
- V_{DD} is the supply voltage

If R_G applied between driver and gate of power device to slow down the power device transition, the power dissipation of the driver shows as below:



$$P_G = \frac{1}{2} * Q_g * V_{DD} * f_{SW} * \left(\frac{R_{OL}}{R_{OL} + R_G} + \frac{R_{OH}}{R_{OH} + R_G} \right)$$
 (3)

Where

- Roh is the equivalent pull up resistance of SCT52246
- RoL is the pull down resistance of SCT52246
- R_G is the gate resistance between driver output and gate of power device.



Application Waveforms




Figure 14. Driver INA+/INB+ Switching ON




Figure 15. Driver INA+/INB+ Switching OFF




Figure 16. Driver INA-/INB- Switching OFF




Figure 17. Driver INA-/INB- Switching ON

Layout Guideline

The SCT52246 provides the 4A output driving current and features very short rising and falling time at the power devices gate. The high di/dt causes driver output unexpected ringing when the driver output loop is not designed well. The regulator could suffer from malfunction and EMI noise problems if the power device gate has serious ringing. Below are the layout recommendations with using SCT52246 and Figure 18 is the layout example.

Put the SCT52246 as close as possible to the power device to minimize the gate driving loop including the driver output and power device gate. The power supply decoupling capacitors needs to be close to the VDD pin and GND pin to reduce the supply ripple. For the output stackable application, the driver input loop of two-channel input must be strictly symmetrical to ensure the input propagation delay is the same.

Star-point grounding is recommend to minimize noise coupling from one current loop to the other. The GND of the driver connects to the other circuit nodes such as source of power MOSFET or ground of PWM controller at single point. The connected paths must be as short as possible to reduce parasitic inductance. A ground plane is to provide noise shielding and thermal dissipation as well.




Figure 18. SCT52246 (Inverting Input) PCB Layout Example

Thermal Considerations

The maximum IC junction temperature should be restricted to 150°C under normal operating conditions. Calculate the maximum allowable dissipation, $P_{D(max)}$, and keep the actual power dissipation less than or equal to $P_{D(max)}$. The maximum-power-dissipation limit is determined using Equation (4).

$$P_{D(MAX)} = \frac{150 - T_A}{R_{\theta IA}} \tag{4}$$

where


- T_A is the maximum ambient temperature for the application.
- ReJA is the junction-to-ambient thermal resistance given in the Thermal Information table.




The real junction-to-ambient thermal resistance $R_{\theta JA}$ of the package greatly depends on the PCB type, layout, and environmental factor. Soldering the ground pin to a large ground plate enhance the thermal performance. Using more vias connects the ground plate on the top layer and bottom layer around the IC without solder mask also improves the thermal capability.



PACKAGE INFORMATION (DFN3x3-8)




TOP VIEW



SIDE VIEW

NOTE:

- Drawing proposed to be made a JEDEC package outline MO-220 variation.
- 2. Drawing not to scale.
- 3. All linear dimensions are in millimeters.
- 4. Thermal pad shall be soldered on the board.
- 5. Dimensions of exposed pad on bottom of package do not include mold flash.
- 6. Contact PCB board fabrication for minimum solder mask web tolerances between the pins.




BOTTOM VIEW


CVMDOL	Unit: Millimeter			
SYMBOL	MIN	TYP	MAX	
Α	0.7	0.75	0.8	
A1	0	0.02	0.05	
A2		0.55		
A3	(0.203 REF		
b	0.2	0.25	0.3	
D	3 BSC			
E	3 BSC			
е		0.65 BSC		
D2	1.45	1.5	1.55	
E2	2.25	2.3	2.35	
L	0.375	0.475	0.575	
K	(0.275 REF		
aaa	0.05			
CCC	0.1			
eee		0.08		
bbb		0.1		
fff		0.1		




Product Folder Links: SCT52246

TAPE AND REEL INFORMATION










TYPICAL APPLICATION



RELATED PARTS

PART NUMBERS	DESCRIPTION	COMMENTS
SCT51240	Up to 24V Supply, 4-A Single Channel High Speed Low Side Driver	 Compatible for both Inverting and Non-inverting application Supporting down to -5V input




Figure 19. SCT51240 Inverting MOSFET Gate Drive Typical Application

NOTICE: The information in this document is subject to change without notice. Users should warrant and guarantee the third party Intellectual Property rights are not infringed upon when integrating Silicon Content Technology (SCT) products into any application. SCT will not assume any legal responsibility for any said applications.

